



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER OF PATENTS AND TRADEMARKS  
Washington, D.C. 20231  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/493,319	01/28/2000	Samson Huang	INTL-0312-US (P7995)	2102

7590

02/27/2002

Timothy N Trop  
Trop Pruner Hu & Miles PC  
8554 Kathy Freeway Ste 100  
Houston, TX 77024

EXAMINER

JORGENSEN, LELAND R

ART UNIT PAPER NUMBER

2675

DATE MAILED: 02/27/2002

Please find below and/or attached an Office communication concerning this application or proceeding.

CR

## Office Action Summary

Application No.

09/493,319

Applicant(s)

HUANG, SAMSON

Examiner

Leland R. Jorgensen

Art Unit

2675

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☒ Responsive to communication(s) filed on 28 January 2000.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 1 - 18 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1 - 18 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☒ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 28 January 2000 is/are: a) ☐ accepted or b) ☒ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- 11) ☐ The proposed drawing correction filed on \_\_\_\_\_ is: a) ☐ approved b) ☐ disapproved by the Examiner.
- If approved, corrected drawings are required in reply to this Office action.
- 12) ☐ The oath or declaration is objected to by the Examiner.

### Priority under 35 U.S.C. §§ 119 and 120

- 13) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.
- 14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).
- a) ☐ The translation of the foreign language provisional application has been received.
- 15) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

### Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☒ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449) Paper No(s) \_\_\_\_\_
- 4) ☐ Interview Summary (PTO-413) Paper No(s). \_\_\_\_\_
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: \_\_\_\_\_

## **DETAILED ACTION**

### ***Drawings***

1. The drawings are objected to as failing to comply with 37 CFR 1.84(p)(5) because they do not include the following reference sign(s) mentioned in the description: Page 7, line 1 refers to demultiplexer 316. Reference number 316 is missing from figures. A proposed drawing correction or corrected drawings are required in reply to the Office action to avoid abandonment of the application. The objection to the drawings will not be held in abeyance.

### ***Specification***

2. The abstract of the disclosure is objected to because the abstract only describes a method without describing the light modulator cell described in the independent claims and specification. Correction is required. See MPEP § 608.01(b).

### ***Claim Rejections - 35 USC § 112***

3. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

4. Claim 14 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Claim 14 recites the limitation "The light modulator of claim 10" in line 1. There is insufficient antecedent basis for this limitation in the claim. There is no light modulator in claim 10. For examination purposes, however, it will be assumed that claim 14 is dependant on claim 11 instead of claim 10.

***Claim Rejections - 35 USC § 102***

5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

The changes made to 35 U.S.C. 102(e) by the American Inventors Protection Act of 1999 (AIPA) do not apply to the examination of this application as the application being examined was not (1) filed on or after November 29, 2000, or (2) voluntarily published under 35 U.S.C. 122(b). Therefore, this application is examined under 35 U.S.C. 102(e) prior to the amendment by the AIPA (pre-AIPA 35 U.S.C. 102(e)).

6. Claims 1 – 3, 5, 6, 8, 9, 11, 12, 15, 16, and 18 are rejected under 35 U.S.C. 102(e) as being anticipated by Nakajima, USPN 6,333,737 B1.

**Claim 1**

Claim 1 describes a method comprising the following steps.

**Capacitor.** Claim 1 describes providing a capacitor to maintain a terminal voltage of a pixel cell near a predetermined voltage. Nakajima teaches providing a storage capacitor for each pixel. Nakajima, col. 1, lines 13 – 21; col. 2, line 67 – col. 3, line 5; col. 3, lines 22 – 25; and figure 1.

Art Unit: 2675

**Memory.** Claim 1 describes providing a memory to store a digital indication of the predetermined voltage. Nakajima teaches providing a memory 22 for each pixel. Nakajima, col. 3, lines 11 – 17; col. 6, lines 13 – 24; and figure 1a.

**Converting Digital to Analog.** Claim 1 describes converting the digital indication into an analog voltage to update a charge on the capacitor. Nakajima teaches a digital to analog conversion circuit 25 at each pixel. Nakajima, col. 3, lines 11 – 17; col. 6, lines 13 – 24; and figure 1.

### Claim 2

**RAM.** Claim 2 is dependant on claim 1 and adds that the memory comprises a static random access memory RAM. Nakajima teaches that the memory may be a RAM. Nakajima, col. 3, lines 57 – 59.

### Claim 3

**Reading digital indication from memory.** Claim 3 is dependant on claim 1 and adds the step of reading the digital indication from the memory during the refresh operation. Nakajima adds the step of reading the digital indication from the memory. Nakajima, col. 3, line 66 – col. 4, line 4; and col. 5, lines 51 – 52. Nakajima does not specifically describe the reading during the refresh operation but it is inherent to the operation of such a circuit that the information would be changed during a refresh operation. See Nakajima, col. 1, lines 13 – 19.

### Claim 5

**Updating information with another digital indication.** Claim 5 is dependant on claim 1 and adds the step of updating the memory with another digital indication of another

Art Unit: 2675

predetermined voltage. Nakajima adds the step of updating the memory with another predetermined voltage. Nakajima, col. 3, lines 52 – 56; and col. 5, lines 42 – 50.

### **Claim 6**

Claim 6 describes a method comprising the following steps.

**Capacitor.** Claim 6 describes providing capacitors, each capacitor being associated with a different pixel cell to maintain a terminal voltage of the associated pixel cell near a predetermined voltage. Nakajima teaches providing a storage capacitor for each pixel.

Nakajima, col. 1, lines 13 – 21; col. 2, line 67 – col. 3, line 5; col. 3, lines 22 – 25; and figure 1.

**Memory.** Claim 6 describes providing memory buffers, each buffer being associated with a different one of the pixel cells and storing a digital indication of the associated predetermined voltage. Nakajima teaches providing a memory 22 for each pixel. Nakajima, col. 3, lines 11 – 17; col. 6, lines 13 – 24; and figure 1a.

**Converting Digital to Analog.** Claim 6 describes converting the digital indication into an analog voltage to update a charges on the capacitors. Nakajima teaches a digital to analog conversion circuit 25 at each pixel. Nakajima, col. 3, lines 11 – 17; col. 6, lines 13 – 24; and figure 1.

### **Claim 8**

**RAM.** Claim 8 is dependant on claim 6 and adds that the memory buffers comprise a part of a static random access memory RAM. Nakajima teaches that the memory may be a RAM. Nakajima, col. 3, lines 57 – 59.

### Claim 9

**Reading digital indication from memory.** Claim 9 is dependant on claim 6 and adds the step of reading the digital indication from the memory buffers during the refresh operation. Nakajima adds the step of reading the digital indication from the memory. Nakajima, col. 3, line 66 – col. 4, line 4; and col. 5, lines 51 – 52. Nakajima does not specifically describe the reading during the refresh operation but it is inherent to the operation of such a circuit that the information would be changed during a refresh operation. See Nakajima, col. 1, lines 13 – 19.

### Claim 11

Claim 11 describes a light modulator cell comprising the following.

**Pixel Cell.** Claim 11 describes a pixel cell. Nakajima teaches a pixel 2 for a liquid crystal display. Nakajima, figures 1 and 2; col. 2, lines 44 – 47; and col. 3, lines 11 – 17.

**Capacitor.** Claim 11 describes a capacitor to maintain a terminal voltage of a pixel cell near a predetermined voltage. Nakajima teaches a storage capacitor at each pixel. Nakajima, col. 2, line 67 – col. 3, line 5; col. 3, lines 22 – 25; and figure 1.

**Memory.** Claim 11 describes a memory to store a digital indication of the predetermined voltage. Nakajima teaches a memory 22 at each pixel. Nakajima, col. 3, lines 11 – 17; col. 6, lines 13 – 24; and figure 1.

**Digital-to-Analog Converter.** Claim 11 describes a digital-to-analog converter to convert the digital indication into an analog voltage to update a charge on the capacitor during a refresh operation. Nakajima teaches a digital to analog conversion circuit 25 at each pixel. Nakajima, col. 3, lines 11 – 17; col. 6, lines 13 – 24; and figure 1.

**Claim 12**

**RAM.** Claim 12 is dependant on claim 11 and adds that the memory comprises a static random access memory RAM. Nakajima teaches that the memory may be RAM. Nakajima, col. 3, lines 57 – 59.

**Claim 15**

**Updating information with another digital indication.** Claim 15 is dependant on claim 11 and adds that the memory further is updated with another digital indication of another predetermined voltage. Nakajima teaches a circuit for updating the memory with another predetermined voltage. Nakajima, col. 3, lines 52 – 56; and col. 5, lines 42 – 50.

**Claim 16**

Claim 16 describes a light modulator cell comprising the following.

**Pixel Cell.** Claim 16 describes a pixel cell. Nakajima teaches a pixel 2 for a liquid crystal display. Nakajima, figures 1 and 2; col. 2, lines 44 – 47; and col. 3, lines 11 – 17.

**Capacitor.** Claim 16 describes capacitors, each capacitor being associated with a different pixel cell to maintain a terminal voltage of the associated pixel cell near a predetermined voltage. Nakajima teaches a storage capacitor associated with each pixel cell. Nakajima, col. 1, lines 13 – 21; col. 2, line 67 – col. 3, line 5; col. 3, lines 22 – 25; and figure 1.

**Memory Buffer.** Claim 16 describes memory buffers, each memory buffer being associated with a different one of the pixel cells and storing a digital indication of the associated predetermined voltage. Nakajima teaches a memory 22 associated with each pixel. Nakajima, col. 3, lines 11 – 17; col. 6, lines 13 – 24; and figure 1.



Art Unit: 2675

**Digital to Analog Converter.** Claim 16 describes digital-to-analog converters to convert the digital indication into analog voltages to update charges on the capacitors during a refresh operation. Nakajima teaches a digital to analog conversion circuit 25 at each pixel. Nakajima, col. 3, lines 11 – 17; col. 6, lines 13 – 24; and figure 1.

#### **Claim 18**

**RAM.** Claim 18 is dependant on claim 16 and adds that at least one of the memory buffers comprises a part of a static random access memory. Nakajima teaches that the memory may be a RAM. Nakajima, col. 3, lines 57 – 59.

#### ***Claim Rejections - 35 USC § 103***

7. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

8. Claims 4, 7, 10, 13, 14, and 17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nakajima in view of Kinoshita et al, USPN 5,771,031.

#### **Claim 4**

**Latching digital information.** Claim 4 is dependant on claim 1 and adds the step of latching the digital indication from the memory during the refresh operation. As understood in the art, latching is holding data in a circuit until other circuits are ready to change the latch circuit.

Art Unit: 2675

Nakajima does not specifically teach the step of latching the information from the memory.

Kinoshita teaches the step of latching the information from the memory while the data is updated. Kinoshita, col. 6, lines 39 – 42; col. 6, lines 63 – col. 7, line 6; col. 7, lines 14 – 21, lines 46 – 67; and col. 9, line 59 – col. 10, line 67.

It would have been obvious to one of ordinary skill in the art at the time of the invention to combine the method and circuits of Nakajima with the latching method and circuit of Kinoshita. Like Nakajima, Kinoshita teaches a drive method for individual pixels of a flat panel display. Kinoshita, col. 1, lines 5 – 8; and col. 3, lines 60 – 65. Both Nakajima and Kinoshita teach many of the same parts including storage capacitors, CS, memory, and digital to analog converters. See e.g. Kinoshita, figures 1, 3 & 4; col. 4, lines 33 – 36; col. 5, lines 64 – 66; col. 7, lines 14 – 21; and col. 8, lines 11 – 14. Both teach the need to individually drive each pixel array. Kinoshita, col. 1, line 10 – col. 2, line 37; and col. 2, lines 6 – 9. Kinoshita teaches that the memory can be reduced with its latching circuit. Kinoshita, col. 9, lines 59 – 67; and col. 10, lines 60 – 67.

### **Claim 7**

**Row of Pixels.** Claim 7 is dependant on claim 6 and adds that the capacitors are associated with a row of pixels.

Nakajima does not specifically teach that the capacitors are associated with a row of pixels.

Kinoshita teaches that the capacitors are associated with a row of pixels. Kinoshita, col. 4, lines 19 – 22, lines 35 – col. 36, and lines 62 - 65.

It would have been obvious to one of ordinary skill in the art at the time of the invention to combine the method and circuits of Nakajima with the method and circuits of Kinoshita. Like Nakajima, Kinoshita teaches a drive method for individual pixels of a flat panel display. Kinoshita, col. 1, lines 5 –8; and col. 3, lines 60 –65. Both Nakajima and Kinoshita teach many of the same parts including storage capacitors, CS, memory, and digital to analog converters. See e.g. Kinoshita, figures 1, 3 & 4; col. 4, lines 33 –36; col. 5, lines 64 – 66; col. 7, lines 14 – 21; and col. 8, lines 11 – 14. Both teach the need to individually drive each pixel array. Kinoshita, col. 1, line 10 – col. 2, line 37; and col. 2, lines 6 – 9.

#### **Claim 10**

**Latching digital information.** Claim 10 is dependant on claim 6 and adds the step of latching the digital indication during the refresh operation.

Nakajima does not specifically teach the step of latching the information from the memory.

Kinoshita teaches the step of latching the information from the memory while the data is updated. Kinoshita, col. 6, lines 39 – 42; col. 6, lines 63 – col. 7, line 6; col. 7, lines 14 – 21, lines 46 – 67; and col. 9, line 59 – col. 10, line 67.

It would have been obvious to one of ordinary skill in the art at the time of the invention to combine the method and circuits of Nakajima with the latching method and circuit of Kinoshita. Like Nakajima, Kinoshita teaches a drive method for individual pixels of a flat panel display. Kinoshita, col. 1, lines 5 –8; and col. 3, lines 60 –65. Both Nakajima and Kinoshita teach many of the same parts including storage capacitors, CS, memory, and digital to analog converters. See e.g. Kinoshita, figures 1, 3 & 4; col. 4, lines 33 –36; col. 5, lines 64 – 66; col.

Art Unit: 2675

7, lines 14 – 21; and col. 8, lines 11 – 14. Both teach the need to individually drive each pixel array. Kinoshita, col. 1, line 10 – col. 2, line 37; and col. 2, lines 6 – 9. Kinoshita teaches that the memory can be reduced with its latching circuit. Kinoshita, col. 9, lines 59 – 67; and col. 10, lines 60 – 67.

### Claim 13

Claim 13 is dependant on claim 11 and adds the following.

**Bit Latches and Sense Amplifiers.** Claim 11 teaches bit latches and sense amplifiers to communicate the digital indication from the memory to the bit latches during the refresh operation. Nakajima teaches an operating unit 23a to communicate information from the memory to register circuit 24. Nakajima, col. 5, lines 51 – 66; and figure 1.

Nakajima does not specifically describe the register circuit as a bit latch.

Kinoshita teaches the step of latching the information from the memory while the data is updated. Kinoshita, col. 6, lines 39 – 42; col. 6, lines 63 – col. 7, line 6; col. 7, lines 14 – 21, lines 46 – 67; and col. 9, line 59 – col. 10, line 67.

It would have been obvious to one of ordinary skill in the art at the time of the invention to combine the method and circuits of Nakajima with the latching method and circuit of Kinoshita. Like Nakajima, Kinoshita teaches a drive method for individual pixels of a flat panel display. Kinoshita, col. 1, lines 5 – 8; and col. 3, lines 60 – 65. Both Nakajima and Kinoshita teach many of the same parts including storage capacitors, CS, memory, and digital to analog converters. See e.g. Kinoshita, figures 1, 3 & 4; col. 4, lines 33 – 36; col. 5, lines 64 – 66; col. 7, lines 14 – 21; and col. 8, lines 11 – 14. Both teach the need to individually drive each pixel array. Kinoshita, col. 1, line 10 – col. 2, line 37; and col. 2, lines 6 – 9. Kinoshita teaches that

Art Unit: 2675

the memory can be reduced with its latching circuit. Kinoshita, col. 9, lines 59 – 67; and col. 10, lines 60 – 67.

#### **Claim 14**

**Latching digital information.** Examiner will assume that Claim 14 is dependant on claim 11 and adds bit latches to latch the digital indication during the refresh operation.

Nakajima does not specifically teach latches to latch the information from the memory.

Kinoshita teaches latches to latch information from the memory while the data is updated. Kinoshita, col. 6, lines 39 – 42; col. 6, lines 63 – col. 7, line 6; col. 7, lines 14 – 21, lines 46 – 67; and col. 9, line 59 – col. 10, line 67.

It would have been obvious to one of ordinary skill in the art at the time of the invention to combine the circuits of Nakajima with the latching circuit of Kinoshita. Like Nakajima, Kinoshita teaches a drive method for individual pixels of a flat panel display. Kinoshita, col. 1, lines 5 – 8; and col. 3, lines 60 – 65. Both Nakajima and Kinoshita teach many of the same parts including storage capacitors, CS, memory, and digital to analog converters. See e.g. Kinoshita, figures 1, 3 & 4; col. 4, lines 33 – 36; col. 5, lines 64 – 66; col. 7, lines 14 – 21; and col. 8, lines 11 – 14. Both teach the need to individually drive each pixel array. Kinoshita, col. 1, line 10 – col. 2, line 37; and col. 2, lines 6 – 9. Kinoshita teaches that the memory can be reduced with its latching circuit. Kinoshita, col. 9, lines 59 – 67; and col. 10, lines 60 – 67.

#### **Claim 17**

**Row of Pixels.** Claim 17 is dependant on claim 16 and adds that the capacitors are associated with a row of pixels.

Nakajima does not specifically teach that the capacitors are associated with a row of pixels.

Kinoshita teaches that the capacitors are associated with a row of pixels. Kinoshita, col. 4, lines 19 – 22, lines 35 – col. 36, and lines 62 - 65.

It would have been obvious to one of ordinary skill in the art at the time of the invention to combine the method and circuits of Nakajima with the method and circuits of Kinoshita. Like Nakajima, Kinoshita teaches a drive method for individual pixels of a flat panel display.

Kinoshita, col. 1, lines 5 –8; and col. 3, lines 60 –65. Both Nakajima and Kinoshita teach many of the same parts including storage capacitors, CS, memory, and digital to analog converters.

See e.g. Kinoshita, figures 1, 3 & 4; col. 4, lines 33 –36; col. 5, lines 64 – 66; col. 7, lines 14 – 21; and col. 8, lines 11 – 14. Both teach the need to individually drive each pixel array.

Kinoshita, col. 1, line 10 – col. 2, line 37; and col. 2, lines 6 – 9.

### *Conclusion*

9. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Hatano et al., JP 10-253941 A, teaches a display pixel circuit with a digital to analog converter, a TN liquid crystal capacitor, and a latch circuit.

Lee et al., USPN 5,793,348, teaches a driving circuit for an activated mirror array display having digital to analog converters, memory or latches circuits.

Dingwall, USPN 5,739,805, teaches a LCD display having digital to analog converters. See also Dingwall et al, USPN 5,332,997.

Art Unit: 2675

Edwards, USPN 5,448,258, teaches a display having digital to analog converters associated with each pixel. See also Edwards, USPN 5,923,311, and Edwards, 6,169,508 B1.

Plus et al, USPN 5,170,155, teaches a display drive having digital to analog converts.

10. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Leland Jorgensen whose telephone number is 703-305-2650. The examiner can normally be reached on Monday through Friday, 7:00 a.m. through 3:30 p.m..

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Steven J. Saras can be reached on 703-305-9720.

**Any response to this action should be mailed to:**

Commissioner of Patents and Trademarks  
Washington, D.C. 20231

**or faxed to:**

**(703) 872-9314 (for Technology Center 2600 only)**

Hand-delivered responses should be brought to Crystal Park II, 2121 Crystal Drive, Arlington, VA, Sixth Floor (Receptionist).

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Technology Center 2600 Customer Service Office, telephone number (703) 306-0377.

lrj  
February 13, 2002

  
**STEVEN SARAS  
SUPERVISORY PATENT EXAMINER  
TECHNOLOGY CENTER 2600**